Overview
In this workshop, you will perform high-level design steps necessary to synthesize, analyze, and verify a multi-voltage design with shutdown requirements using the IEEE 1801 UPF-based Synopsys Eclypse Low-Power Flow. You will:
Identify the library requirements to implement a MV low-power design
Create, modify, interpret, and apply power-intent (UPF) files
Correctly specify PVT requirements for MV low-power optimizations
Perform low-power RTL synthesis using top-down and hierarchical UPF methodologies
Generate a gate level design that is MV-clean
Insert power-domain aware scan chains
Check for logic equivalence of RTL and gate-level designs
Conduct static timing analysis on the pre-layout design
Analyze average and peak power consumptions
Verify the results of running MV rule checks on the gate-level design
?
Objectives
At the end of this workshop, using the Front-End Synopsys Eclypse Low-Power Flow, you should be able to perform the following high-level design objectives:
Create, interpret, and apply UPF files that capture the stated power intent requirements
Synthesize designs for the power intent and power-optimization requirements using both top-down and hierarchical UPF methodologies
Describe the effect of performing a supply-net-aware always-on synthesis
Insert scan chains taking into account the existing power domains while minimizing switching activity
Ensure that the gate-level design is MV clean
Ensure equivalence checking of logic functionality between RTL and gate- level using the design and UPF files
Perform static timing analysis
Generate peak and average power analysis reports/waveforms
Analyze gate-level design for MV rule violations
Write out all needed files for physical implementation
Audience Profile
Logic design and/or verification engineers who have a need to implement, analyze, and verify designs requiring the lowest possible power consumption using the Synopsys Front-End Eclypse Low Power Flow. CAD Engineers and Managers responsible for Low Power flow will also find this workshop beneficial.
?
Prerequisites
To benefit the most from the material presented in this workshop, students need:
?
A basic working knowledge of Synopsys Design Compiler and PrimeTime tools. Working knowledge of the other Synopsys tools used (list at the end of course description) in the workshop is desirable, but not required, to complete this workshop
An awareness of the basics of low-power design techniques. This workshop teaches how to implement these techniques
Course Outline
?
?
1.
Introduction to Low Power Solution
Specifying Power Intent: UPF (Lab)
RTL Synthesis (Lab)
Hierarchical UPF Flow and DFT (Lab)
2.
Lab-4: Hierarchical UPF Flow and DFT (Lab Contd.)
Logic Equivalence Checking (Lab)
Static Timing and Power Analysis (Lab)
Multi Voltage Rule Checking (Lab)?
|
主站蜘蛛池模板：
一区二区三区四区精品
|
91青青草视频
|
av成人精品
|
久久高清
|
四虎在线精品
|
一本久草|
日韩欧美中文字幕在线观看
|
亚洲成人激情在线
|
天美传媒免费在线观看
|
国产免费一区二区三区四在线播放
|
4虎影院在线观看
|
成人极品视频
|
夜夜爽天天操
|
成人av网址在线观看
|
欲色淫香
|
大地资源高清播放在线观看
|
午夜精品免费
|
欧美性xxxxxxxxx
|
a级在线免费观看
|
国产乱码精品一区二三区蜜臂
|
日本精品视频
|
日本精品视频在线播放
|
日韩精品在线免费视频
|
国产又黄又爽视频
|
自拍偷拍av
|
日本极品少妇
|
秋霞影院午夜老牛影院
|
性久久久久久
|
av一区在线播放
|
色在线免费视频
|
色屁屁在线
|
欧美黑吊大战白妞
|
www.精品
|
最新国产精品
|
日韩一级黄
|
欧美成人午夜免费视在线看片
|
国产成人a∨
|
日本一区二区三区视频在线观看
|
超碰在线中文字幕
|
国产又长又粗
|
男人的伸进里面免费网站
|
shuhaipeixun
1299983702
總部李老師